Abstract-This paper presents a fully differential 1.2V 8 th -order inverter-based gm-C complex filter with 2.4MHz bandwidth and centered at 2.5MHz, designed in a 90nm CMOS technology. Tuning is carried out through voltage controlled capacitors instead of transconductors, resulting in a significant improvement in terms of linearity. The filter presents attractive attributes in terms of power, IRR, SFDR, noise and selectivity, demonstrated by experimental measurements from a fabricated prototype.
INTRODUCTION
Low-IF architectures are used in most of modern RF transceivers because they combine the advantages of both IF and zero-IF topologies while maintain a good compromise in terms of power dissipation, integration capability and complexity. However, the image problem arises in this kind of architecture: the action of mixing not only converts down the desired band but also the image band placed symmetrically with respect the multiplying frequency. So, both the desired and the image bands are superimposed in the same output band. This image signal is, with a traditional high IF architecture, sufficiently suppressed by filters in front of the mixer, but such filtering is not practical with a low-IF topology. A way to overcome the image problem in low-IF architectures is based on the use of complex or polyphase filters [1] - [3] as shown in Fig. 1 . The RF signal is amplified and down-converted to the intermediate frequency (IF) with two mixers in quadrature. Channel selection and image rejection is performed by a complex filter.
As illustrated in Fig. 2 , a complex band-pass filter centered at a given IF frequency,  IF , can be obtained by a frequency translation s → sj IF from a low-pass prototype. In this way, the filter shape is shifted to  IF . This paper presents a gm-C complex filter compliant with the requirements imposed in the IEEE 802.15.4 standard [4] . This application demands low voltage, low power and robust solutions under process variations accordingly to actual technologies and market pressure. The contributions of the paper are in these lines: an optimized 8 th -order inverter-based complex filter centered at 2.5MHz in a 90nm CMOS technology with high performance in terms of power, linearity and noise. Moreover, tuning is performed through varactors instead of the gm´s, as usually done, leading to significant improvements in terms of linearity.
The paper is organized as follows. Section II describes the filter synthesis and design accordingly to the specifications. Experimental results are presented in Section III. Finally, conclusions are given in Section IV.
II. COMPLEX FILTER IMPLEMENTATION

A. High Level Synthesis
In order to comply with the IEEE 802.15.4 specifications [4] , the filter should exhibit a channel bandwidth of 2.4MHz (including 200kHz of frequency offset). Accordingly, an IF slightly larger (2.5MHz) has been chosen. The filter should reject interferers in adjacent (7.5MHz) and alternative channels (>12.5MHz) with minimum attenuation of 0dB and 30dB respectively (it also applies to image rejection). For convenience in our particular receiver, a gain around 10dB is also specified.
One of the goals is to find a transfer function of the LP prototype suited to low power and robust operation. From this point of view, the following issues are desirable: a) A reduced order to minimize the number of active elements. b) Low quality factors to avoid the need of Q-tuning while reducing the spread and noise. c) Minimum in-band group delay variation to avoid inter-symbol distortion in the receiver.
It can be shown that a 4 th -order all-pole transfer function with the pole locations and quality factors in Table I accomplishes with the needs for the LP filter with certain security margins. The block-diagram of the implemented complete 8 th -order complex filter is shown in Fig. 3(a) . A preamplifier block provides gain and accommodates the input common-mode voltage bias for the next sections. The rest of the filter has been built as a cascade of 2 nd -order transfer functions using the basic topology depicted in Fig. 3 (b) [3] . Sections have been ordered in increasing pole quality factor for dynamic range and noise considerations. Table II shows the required parameters value for the low-pass filter. The lowpass to complex filter transformation is done by adding a couple of crossing transconductors for each node, as shown in Fig. 3 (a). Table III shows the values of these transconductors.
B. The Transconductor
The transconductor should display a large enough linear range while working at low power supply voltage, satisfying the voltage headroom constraints imposed by the process. Under these circumstances, CMOS fully differential inverterbased transconductors has been demonstrated very suited for this purpose [5] - [7] . The most popular of these transconductors was proposed by Nauta in [5] . But despite of its attractive features, it has important limitations for complex filters realization as demonstrated in [6] . Namely, design problems appear a) to maintain enough high quality factor of resonators generating the complex filter from the low-pass prototype, b) to obtain enough high DC gain of integrators and, c) to get robustness not only to process and temperature variations but also to different loading conditions at each node. We decided to use the alternative topology shown in Fig. 4 [7] . Inverters I 1 and I 2 are responsible for generating the transconductance while inverters I 3 -I 8 guarantee the commonmode stability; the common mode voltage is self-established to the quiescent point of the inverters. The effective differential transconductance is similar to the Nauta´s topology. As long as all transistors work in the saturation region, the stage delivers a transconductance that is linearly proportional to V dd . However, it offers better common-mode stability, less output parasitic capacitance and smaller output parasitic conductance than Nauta´s transconductor. In other words, the implemented transconductor allows larger design margins with respect to the Nauta´s topology. In addition, it also works in voltage mode, and hence we also used it in the pre-amplifier. 
C. Tuning
This kind of filters requires, in general, a tuning strategy in terms of poles frequency (f-tuning) and quality factor (Qtuning) in order to compensate process and temperature variations, aging effects, etc. However, the present application corresponds to a low frequency (2.5MHz) and low-Q (~2 max.) case. It together the long channel transistors used avoid the need of Q-tuning, thus limiting the tuning requirements to frequency. Because the operation is based on gm/C ratios, the tuning consists on setting the correct master gm/C ratio using a signal generated from a circuit loop controlled by an external (known) reference [5] . At this point, we are not interested on the tuning circuitry itself but in the way to perform such tuning. Because the transconductance of the implemented transconductor is strongly and linearly determined by the voltage V dd , traditional tuning schemes [5] are based on regulating V dd (in this case, V dd is not the general supply voltage of the system). But at the same time, the said strong dependency has an important drawback; the unavoidable ripple in the generated V dd modulates the transconductance and hence, the transfers function of the filter. This intermodulation deteriorates both image band rejection and stop-band attenuation. For this reason, this strategy requires extreme care on the design of the tuning circuitry to minimize the ripple.
Another possibility is to perform the tuning through the capacitors. In [8] , authors proposed the use of binary weighted digitally programmable capacitor arrays (DPCAs). It has the advantage that the gm/C ratio remains constant (no ripple) in the presence of temperature and process variations. However, this solution increases the complexity of the design while only allows a discrete-wise tuning. Moreover, the obtained performance is limited by the bit-length/accuracy of the DACs and capacitors spread and matching.
The option we propose is to maintain the gm`s fixed and to use voltage controlled capacitors (varactors) for tuning purpose. They can provide continuous tuning, avoiding the need of DACs and DPCAs, while their limited dependency of the capacitance with respect to the voltage control can be successfully exploited to reduce the modulation of the transfer function due to the ripple in the voltage control. The goal is to be able to tune the circuit with the minimum amount of varactors as possible to avoid problems derived from their inherent non-linearity. In our design, we composed the capacitors by 70% of fixed capacitance (MIM) and 30% of varactors (accumulation MOS). The nominal value of the voltage control for the varactor has been set at V dd /2. Fig. 5 shows the results from Montecarlo simulations demonstrating that the filter can be properly tuned with a certain margin in all process and temperature corners.
III. EXPERIMENTAL RESULTS
The design was fabricated in TSMC 90nm CMOS process. The microphotograph is shown in Fig. 6 . The die size is 682x656μm 2 . The filter frequency characteristics have been extracted in the lab using a Tektronix AFG320 signal generator and the spectrum analyzer HP3589A. Fig. 7 shows the filter frequency response for the signal and image sides. The image rejection ratio (IRR) at 2.5MHz is 42dB which is enough for IEEE 802.15.4 specifications. The attenuation at first-and second-adjacent channels is 43.5dB and more than 55dB respectively. The filter presents a very good linearity performance. The in-band Spurious-Free Dynamic Range (SFDR) is 52.7dB. The SFDR in the presence of strong blockers in the first-and second-adjacent channel is 61dB and 68dB respectively. The in-band IIP 3 around the center frequency (2.5MHz) was 15.2dBm (@ 50). The total input referred noise integrated over a 2.4MHz band is 44.9V rms and the pass-band gain is 9dB. Finally, the in-band group delay variation is less than 300ns, which is low enough not to cause inter-symbol distortion problems in the receiver. Table IV shows the main measurements and compares them with other similar approaches in the literature.
The intermodulation noise through the varactors and transconductors has been evaluated in the lab by measuring the third order intermodulation power at the output (IM 3 ). For that, a ripple (sinusoid) with different amplitudes (up to 250mV) has been injected through V dd and the control voltage of the varactors. The results are shown in Fig. 8 . As can be seen, IM 3 power is maintained around 20dBm below in the case of the varactors, thus corroborating the expected improvement of the linearity of the complete complex filter. 
IV. CONCLUSIONS
A fully differential 1.2V 8th-order inverter-based gm-C complex filter with 2.4MHz bandwidth and centered at 2.5MHz has been developed in a 90nm with CMOS process, being compliant with the requirements of the IEEE802.15.4 standard. Traditionally, tuning of this kind of filters is performed through the voltage supply (V dd ) of the transconductors. However, we propose in this work to maintain V dd fixed and to realize the tuning through the control voltage of varactors. For that, capacitors in the filter are composed of 70% of fixed MIM capacitors and 30% of varactors.
Experimental results from the lab demonstrate the feasibility of the proposed tuning strategy, resulting in a significant improvement in terms of linearity, while relaxing the complexity of the tuning circuitry. The main obtained experimental results for the complete 8 th -order complex filter are: nominal gain of 9dB, good selectivity (> 40dB adj. channel), high image rejection (42dB), low power consumption (3.6mW@1.2V) and low noise (44.9V rms total input referred noise). The in-band SFDR is 52.7dB, and 61dB and 68dB in the presence of strong blockers in the firstand second-adjacent channel respectively. The in-band IIP 3 around the center frequency (2.5MHz) was 15.2dBm (@ 50). A significant improvement of 20dB in terms of IM3 is achieved by the tuning strategy through the varactors.
